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While a variety of approaches are available for kerfless wafer production, [1] [2] [3] [4] 6 we posit that attempts to commercialize kerfless wafers have historically been inhibited by low bulk minority-carrier lifetime (s bulk ). Wafers from vertical ribbon growth processes 2 contain average dislocation densities of 10 4
À>10
6 cm À2 , 7-9 which in combination with metal impurities including iron, 7 limit minority-carrier lifetime and device performance (record efficiencies: 18.2% edge-defined film-fed growth, 17.8% string ribbon). 9, 10 Given the strong dependence of manufacturing 6, 11 and installation 12 costs on module efficiency, we stress the risk of bulk-defect-induced efficiency reductions to offset the cost savings of a kerfless process.
In this contribution, we evaluate the gettering response of kerfless epitaxial (epi) silicon and characterize defects in the material. Wafers grown from gas on porous silicon were introduced as the Canon ELTRAN process for integrated-circuit applications. 3, 13 Epitaxial silicon is grown atop a porous release bilayer at an average rate of >4 lm/min, 3, 14 with a low structural defect density of approximately 10 4 cm 2 . [15] [16] [17] The epi silicon is exfoliated, leaving a single-crystal kerfless c-Si wafer and reusable substrate (over 50 cycles demonstrated). 3, 14 Epi kerfless silicon may offer additional performance advantages, such as repeatable n-and p-type doping that is tunable through the wafer thickness. 17 Solar cell efficiency results up to 20 .6% have been reported with epi silicon; 18 however, the maximum reported effective lifetimes (s eff ) of approximately 150 ls, on n-type wafers, 19 may limit device efficiency. Even for thin wafers, s bulk requirements increase for high-efficiency devices. 20, 21 For a planar high-efficiency device architecture with a 50 lm thick substrate, our PC1D simulation 22 predicts s bulk > 340 ls (diffusion length $20 Â wafer thickness) 20 is required for maximum efficiency. Interdigitated back-contact architectures, as employed in commercial devices exceeding 24% efficiency, have more stringent requirements, s bulk > 5 ms, for maximum efficiency. 23 Herein, we demonstrate that kerfless epi silicon can achieve the s bulk required to support planar cell architectures with efficiencies >23%. Wafers are produced in two generations ("Gen I" and "Gen II" henceforth) with growth system contamination control increasing by generation. After gettering with both standard and extended processes at an injection level (Dn) of 10 15 cm
À3
, s eff is <20 ls in Gen I material while s eff is improved to >300 ls in Gen II. We perform injection-dependent lifetime measurements to determine the concentration and performance-impact of interstitial iron and conclude that this defect is not the principal performance-limit in either generation of gettered material. The wafer surface area fraction of high (>10 5 cm
À2
) dislocation density is comparable between generations (both cases <5%), suggesting that structural defects are not responsible for the observed lifetime improvement. Via bulk mass spectrometry, we evaluate the concentrations of metal impurities and hypothesize that reduced concentrations of slowly-diffusing impurities incorporated during growth may enable the lifetime improvement observed in the second generation of material.
As samples for this study, boron-doped p-type kerfless wafers are epitaxially grown to a thickness of 55-110 lm. Gen II material is produced in an upgraded growth system that has been developed for industrial production with improved impurity management in system components and greater automation. As-grown wafers are exfoliated and laser-cut into approximately 4 Â 4 cm 2 samples. Bulk resistivity is measured with a four-point probe (Keithley 4200, Cascade Microtech probe), yielding 0.50 X cm (Gen I) and 1.79 X cm (Gen II), with doping concentrations 24 and carrier diffusivities subsequently calculated. First, we describe the processing and characterization performed on the material. Injection-dependent s eff is measured by quasi-steady-state photoconductance (QSSPC) and transient photoconductance decay (PCD) (Sinton WCT-120) with Al 2 O 3 surface passivation. 25, 26 After chemical polishing and RCA cleaning, 20 nm of Al 2 O 3 is deposited on both sides with thermal atomic-layer-deposition at 200 C (Cambridge NanoTech Savannah 200). [27] [28] [29] Samples are then annealed in N 2 for 10 min at approximately 350 C. 28 To account for the amount of illumination that is absorbed by each sample during lifetime measurements, a thickness-dependent "optical constant" is calculated (0.59-0.65) using a PC1D 22 model for the short-circuit current of a sample under illumination from a Sinton WCT-120 flash lamp. 26, 30 The model assumes a 20 nm passivation layer with an index of refraction of 1.63. 31 To minimize noise in the data, 50 measurements are averaged for high lifetime (>100 ls) samples. Error bounds for lifetime are 610%.
32
Lifetime values are reported at an injection condition of Dn ¼ 10 15 cm À3 unless otherwise specified. To estimate s bulk , the surface recombination velocity (SRV) of our Al 2 O 3 passivation is evaluated 28 by comparing a s eff of 1.43 ms measured with a double-side polished 253 lm 3 X cm float zone wafer after chemical polishing (to match the preparation of the kerfless samples), to the intrinsic s bulk per the model of Richter et al. 33 The resulting SRV of 8.1 cm/s is applied at all injection-levels for the kerfless samples, although doping and surface differences may modify the result. 29 We note, however, that interstitial iron concentration ([Fe i ]) measurements are insensitive to SRV if it is unaffected by illumination and sufficiently passivating.
Phosphorus-diffusion gettering in a POCl 3 tube furnace (Tystar Tytan 3800) is performed after as-grown passivation and RCA cleaning followed by a HF dip. Two-sided gettering is performed on free-standing wafers. Two processes are tested: A standard process with a 25 min 845 C plateau followed by pull-out and free cooling to room temperature, and low-temperature anneal (LTA) 34 process with the same plateau, but with cooling at $2.6 C/min to a 2 h 575 C anneal. The latter profile is inspired by the time-temperature-transformation diagram for dissolved iron in silicon 35 and tests for available gains from optimization of the standard process to reduce [Fe i ]. A sheet resistance of 75 þ11 À20 X/sq is measured on the front and back of a single sample after the standard process and 77 þ10 À11 X/sq after the LTA. The emitter is removed following gettering by chemical polishing (8 lm removed). Samples are re-passivated following the procedure above for post-gettering measurements.
To measure [Fe i ], s eff is measured after illumination to dissociate iron-boron pairs (Fe i -B s ) (20 flashes, Semilab WT-2000) and subsequent Fe i -B s re-association (approximately 1 h Gen 1, 3.5 h Gen II). 26, 36, 37 Figure 1 shows the injection-level dependent lifetime of Gen II samples after dissociation and re-association, with the estimated bulk lifetime from our estimated SRV. 41 Next, we examine the impact of three potential lifetimelimiting defects in each generation of kerfless epi material. First, we evaluate the role of dissolved iron, a common performance-limiting defect in kerfless ribbon materials. 7, 42 In (Figure 2 ). Structural defects are one possibility and are believed to originate in single-crystal epi wafers from incomplete pore closure during porous silicon annealing. 15, 46 Stacking faults and dislocations are revealed in portions of Gen I (1 cm 2 ) and Gen II (4 cm 2 ) samples after gettering 47 and analyzed with an optical microscope and counting software. 48 The wafer surface area covered by regions of high (>10 5 cm
À2
) dislocation density, a predictor of performance loss, 8, 49 of both Gen I and Gen II materials are comparable (<5%), and thus deemed not to be the defect responsible for the dramatic increase in lifetime between generations.
Next, we consider the role of impurity species besides iron. Inductively coupled plasma mass spectrometry (ICP-MS, Fraunhofer Center for Silicon Photovoltaics) is performed to measure the concentrations of 20 impurity elements before gettering in approximately 1 g of Gen I and >2 g of Gen II material (1 and 2 ICP-MS samples respectively). Gen II material exhibits reduced concentrations of deleterious impurities 50 that are slowly-diffusing and may prove difficult to getter: 51 Molybdenum (82% reduction to detection limit), Vanadium (59% reduction), and Niobium (40% reduction). 52 Chromium also decreased in Gen II material (91% reduction); however, the difference in postgettering performance between generations leads us to suspect the aforementioned species. No change above the error of the measurement was detected for the other impurities tested (Mg, Al, P, Ti, Mn, Fe, Ni, Co, Cu, Zn, Zr, Ag, Sn, W, and Au). The evidence suggests that a reduction of slowlydiffusing impurities in the as-grown material may be critical for the observed lifetime improvement in Gen II material.
In light of this analysis, we comment on the ultimate lifetime potential of epi material in comparison to industrystandard ingot multicrystalline silicon (mc-Si). The area fraction of high (>10 5 cm À2 ) dislocation density is low (<5%), suggesting that dislocations may be less of a lifetime limitation for epi than even small-grained mc-Si. 53 We note that mc-Si wafers obtain similarly low [Fe i ] 10 10 cm
À3
directly after low-temperature annealing, 53 ,54 yet average effective lifetimes are shown to be limited to 200 ls. 54 In addition, the absence of grain boundaries in epi material eliminates a potential source of open-circuit voltage loss. 55 Future work will elucidate the performance impact of structural defects in kerfless epi. However, we hypothesize that the control of impurities, especially through substrate re-uses, may be the crucial determinant of lifetime for this material.
Finally, we estimate the performance potential of epi-based solar cells using a PC1D 22 simulation for a highefficiency device architecture (Table I) , and explore the optimal epi wafer thickness. The device includes a lightly-doped 120 X/sq emitter with low series and contact resistance, and a locally contacted and passivated rear. 56 PC1D was used to simulate this 2-D architecture with cell-area-normalized values for rear contact resistance and reflectance, as is done by default in PC1D for external reflectivity.
With a 50 lm wafer, the simulation indicates that the excess electron density at the maximum-power point is approximately 1.4 Â 10 15 cm À3 in the bulk of the device with high lifetime material. 20, 21, 57 The s eff of the champion standard gettering Gen II sample is 357 6 36 ls after illumination at Dn ¼ 1.4 Â 10 15 cm
, resulting in an estimated s bulk of 924 ls assuming a SRV of 8.1 cm/s (Figure 1 ). This lifetime in the bulk of the device achieves an estimated efficiency of 22.4% with a 50 lm wafer and >23% with increased wafer thicknesses (Figure 3(a) ). Lower-performance material, s bulk ¼ 50 ls, provides reduced cell performance and optimum thickness relative to the Gen II material due to diffusion length limitations. 21 A cost-performance 11,68 model explores trade-offs between efficiency, wafer thickness, and manufacturing yield for kerfless silicon (Figure 3(b) ). Without input from our industrial collaborators, we have estimated an optimum wafer thickness for cost of 50-60 lm for Gen II material. Yields for the separate wafer, cell, and module manufacturing steps are u ¼ 54:47 Â t wafer thickness in microns. We observe a cost minimum from the trade-off of efficiency and yield, which both favor thicker wafers, and silicon usage and throughput, which both favor thinner wafers. While precise values will vary depending on process details, this calculation highlights the need for high-yield manufacturing processes, good light trapping, and good surface passivation to minimize thickness and sufficient s bulk to maximize efficiency.
In conclusion, effective minority-carrier lifetimes >300 ls at Dn ¼ 10 15 cm À3 are demonstrated in epitaxially grown kerfless silicon after gettering. Fe i concentrations of (2.5 6 0.23) Â 10 10 cm À3 are measured with a standard gettering process and (3.2 6 2.2) Â 10 9 cm À3 after a low-temperature anneal in the second generation of material. Our analysis suggests that lifetime in both generations of material is not limited by interstitial iron after gettering. We observed a low area fraction (<5%) of high (>10 5 cm
À2
) structural-defect density in both generations of material. We hypothesize that reductions in the concentration of slowly-diffusing metal impurities may enable the approximately two orders of magnitude lifetime improvement observed in Gen II material. Our cost-performance model estimates that the achieved lifetimes could support cell efficiencies >23% and suggests an optimum thickness regime of 50-60 lm for cost. We note that as successive generations of PV silicon materials become "cleaner," there is a need to develop and employ defect characterization tools that can determine the identities and impacts of low concentrations of performance-limiting impurities. 70 
FIG. 3. (a)
The lifetime of the Gen II material (red line) after a standard gettering process is sufficient to achieve simulated cell efficiencies of >23% (22.4% with a 50 lm wafer) with a high-efficiency device architecture. (b) Estimated manufacturing cost (in $/W) normalized to the minimum obtained. The predicted optimum thickness for cost is 50-60 lm. Lower performance material with s bulk ¼ 50 ls (orange line) provides a lower efficiency and optimum thickness while increasing manufacturing cost.
